DS05-10144-5E

MEMORY

CMOS 1 M × 4 BIT FAST PAGE MODE DRAM

MB814400A-60/-70/-80

CMOS 1,048,576 × 4 bit Fast Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB814400A is a fully decoded CMOS Dynamic RAM (DRAM) that contains a total of 4,194,304 memory cells accessible in 4-bit increments. The MB814400A features a "fast page" mode of operation whereby high-speed random access of up to 1,024-bits of data within the same row can be selected. The MB814400A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814400A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814400A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814400A are not critical and all inputs are TTL compatible.

■ PRODUCT LINE & FEATURES

Par	rameter	MB814400A-60	MB814400A-60 MB814400A-70			
RAS Access Time		60 ns max.	70 ns max.	80 ns max.		
CAS Access Time	e	15 ns max.	20 ns max.	20 ns max.		
Address Access T	Гime	30 ns max.	35 ns max.	40 ns max.		
Randam Cycle Ti	me	110 ns min.	125 ns min.	140 ns min.		
Fast Page Mode (Cycle Time	40 ns min.	45 ns min.	45 ns min.		
Low power	Operating current	605 mW max.	605 mW max. 550 mW max.			
Dissipation	Standby current	11 mW max. (TTL level)/5.5 mW max. (CMOS level)				

- 1,048,576 words × 4 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output areTTL compatible
- 1024 refresh cycles every16.4 ms

- Early write or OE controlled write capability
- RAS only CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	VIN, VOUT	−1 to +7	V
Voltage of Vcc supply relative to Vss	Vcc	−1 to +7	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	_	50	mA
Storage Temperature	Тѕтс	-55 to +125	°C


WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ PACKAGE



Package and Ordering Information

- 26-pin plastic (300 mil) SOJ, order as MB814400A-xxPJN
- 20-pin plastic ZIP, order as MB814400A-xxPZ
- 26-pin plastic (300 mil) TSOP-II, with normal bend leads, order as MB814400A-xxPFTN
- 26-pin plastic (300 mil) TSOP-II, with reverse bend leads, order as MB814400A-xxPFTR




■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao toA9, DIN	CIN1	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	_	7	pF
Input/Output Capacitance, DQ1 to DQ4	Сра	_	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS



■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	4	Vcc	4.5	5.0	5.5	V	
Supply voltage	1	Vss	0	0	0	v	
Input High Voltage, all inputs	1	ViH	2.4	_	6.5	V	0°C to +70°C
Input Low Voltage, all inputs	1	VıL	-2.0	_	0.8	V	
Input Low Voltage, DQ(*)	1	VILD	-1.0	_	0.8	V	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any four of 4,194,304 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 5. First, ten row address bits are input on pins A₀-through-A₉ and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of CAS and RAS, respectively. The address latches are of the flow-through type; thus, address information appearing after transfer (min.)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{\text{WE}}$. When $\overline{\text{WE}}$ is active Low, a write cycle is initiated; when $\overline{\text{WE}}$ is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three <u>basic ways--</u>an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early <u>write</u> cycle, the input data ($\overline{DQ_1}$ to $\overline{DQ_4}$) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

 t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max.) is satisfied.

tcac: from the falling edge of \overline{CAS} when trcd is greater than trcd (max.).

t_{AA}: from column address in <u>put</u> when \underline{t}_{RAD} is greater than t_{RAD} (max.).

toea: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.

The data remains valid until either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024-bits can be accessed and, when multiple MB 814400s are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Note 3

` .			- · · · · · · · · · · · · · · · · · · ·					
Davamatar	Notes	Symbol			ymbol Conditions Values			
Parameter	Notes	Symbol	Conditions	Min.	Тур.	Max.	Unit	
Output High Voltage	1	Vон	Iон = −5 mA	2.4	_	_		
Output Low Voltage	1	Vol	IoL = 4.2 mA	_	_	0.4	V	
Input Leakage Curren	t (Any Input)	$\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}; \\ 4.5 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}; \\ \text{Vss} = 0 \text{ V}; \text{ All other pins} \\ \text{not under test} = 0 \text{ V} \end{array}$	-10	_	10	μΑ		
Output Leakage Curre	ent	I _{DO(L)}	0 V ≤ Vouт ≤ 5.5 V; Data out disabled	-10	_	10		
Operating Current	MB814400A-60					110		
(Average Power	MB814400A-70	Icc1	RAS & CAS cycling;	_	_	100	mA	
Supply Current) 2	MB814400A-80					90		
Standby Current	TTL level	_	$\overline{RAS} = \overline{CAS} = V_{IH}$			2.0	mA	
(Power Supply Current)	CMOS level	Icc2	RAS = CAS ≥ Vcc −0.2 V	_		1.0		
Refresh Current#1	MB814400A-60				_	110	mA	
(Average Power	MB814400A-70	Іссз	CAS = V _{IH} , RAS cycling; t _{RC} = min.			100		
Supply Current) 2	MB814400A-80					90		
Fact Date Made	MB814400A-60					55		
Fast Page Mode Current 2	MB814400A-70	Icc4	RAS = V _{IL} , CAS cycling; t _{RC} = min.	_	_	50	mA	
Z	MB814400A-80					45		
Refresh Current#2	MB814400A-60		RAS cycling;			90	mA	
(Average Power	MB814400A-70	Icc5	CAS-before-RAS;	_		80		
Supply Current) 2	MB814400A-80		trc = min.			70		

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5

_	Barrantar Nata			400A-60		400A-70	MB814		
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh	tref	_	16.4	_	16.4	_	16.4	ms
2	Random Read/Write Cycle Time	t RC	110	_	125	_	140	_	ns
3	Read-Modify-Write Cycle Time	trwc	155	_	175	_	195	_	ns
4	Access Time from RAS 6, 9	t RAC	_	60	_	70	_	80	ns
5	Access Time from CAS 7, 9	tcac	_	15	_	20	_	20	ns
6	Column Address Access Time 8, 9	t AA	_	30	_	35	_	40	ns
7	Output Hold Time	tон	0	_	0	_	0	_	ns
8	Output Buffer Turn On Delay Time	ton	0	_	0	_	0	_	ns
9	Output Buffer Turn off Delay Time	toff	_	15	_	15	_	20	ns
10	Transition Time	t⊤	2	50	2	50	2	50	ns
11	RAS Precharge Time	trp	40	_	45		50	_	ns
12	RAS Pulse Width	t RAS	60	10000	70	10000	80	10000	ns
13	RAS Hold Time	t RSH	15	_	20	_	20	_	ns
14	CAS to RAS Precharge Time	t CRP	5	_	5		5	_	ns
15	RAS to CAS Delay Time 11, 12	trcd	20	45	20	50	20	60	ns
16	CAS Pulse Width	tcas	15	_	20	_	20	_	ns
17	CAS Hold Time	tсsн	60	_	70	_	80	_	ns
18	CAS Precharge Time (Normal)	t CPN	10	_	10	_	10	_	ns
19	Row Address Set Up Time	tasr	0	_	0	_	0	_	ns
20	Row Address Hold Time	t rah	10	_	10	_	10	_	ns
21	Column Address Set Up Time	tasc	0	_	0	_	0	_	ns
22	Column Address Hold Time	t CAH	12	_	12		15	_	ns
23	RAS to Column Address Delay Time	tRAD	15	30	15	35	15	40	ns
24	Column Address to RAS Lead Time	tral	30	_	35	_	40	_	ns
25	Column Address to CAS Lead Time	t CAL	30	_	35	_	40	_	ns
26	Read Command Set Up Time	trcs	0	_	0		0	_	ns
27	Read Comman <u>d Ho</u> ld Time Referenced to RAS	t rrh	0	_	0	_	0	_	ns
28	Read Command Hold Time Referenced to CAS	t RCH	0	_	0	_	0	_	ns
29	Write Command Set Up Time	twcs	0	_	0	_	0	_	ns
30	Write Command Hold Time	twcн	10	_	10	_	12	_	ns


■ AC CHARACTERISTICS (Continued)
(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5

(, ,, ,	ecommended operating condition	nis unics	ı					otes 3, 4, 5	
No.	Parameter Notes	Symbol	MB814400A-60		MB814	400A-70	MB814	Unit	
140.	r drameter 140tes	Cymbol	Min.	Max.	Min.	Max.	Min.	Max.	Oilit
31	WE Pulse Width	twp	10	_	10	_	12	_	ns
32	Write Command to RAS Lead Time	trwL	15	_	20	_	20		ns
33	Write Command to CAS Lead Time	tcwL	15	_	18	_	20	_	ns
34	D _{IN} set Up Time	tos	0	_	0	_	0		ns
35	D _{IN} Hold Time	tон	10		10		12		ns
36	RAS to WE Delay Time 15	t RWD	85	_	95	_	110	_	ns
37	CAS to WE Delay Time 15	tcwd	40	_	45	_	50	_	ns
38	Column Address to WE Delay Time	tawd	55	_	60	_	70		ns
39	RAS Precharge Time to CAS Active Time (Refresh Cycles)	t RPC	0	_	0	_	0	_	ns
40	CAS Set Up Time for CAS-before- RAS Refresh	tcsr	0	_	0	_	0	_	ns
41	CAS Hold Time for CAS-before-RAS Refresh	t chr	10	_	10	_	12	_	ns
42	WE SetUp Time from RAS 20	twsR	0	_	0	_	0	_	ns
43	WE Hold Time from RAS 20	twhr	10	_	10	_	10	_	ns
44	Access time from OE 9	t oea		15		20		20	ns
45	Output Buffer Turn Off Delay 10 from OE	t oez	_	15	_	15	_	20	ns
46	OE to RAS Lead Time for Valid Data	t oel	10	_	10	_	10	_	ns
47	OE Hold Time Referenced to WE	tоен	0	_	0	_	0	_	ns
48	OE to Data In Delay Time	toed	15	_	15	_	20	_	ns
49	DIN to CAS Delay Time 17	t dzc	0	_	0	_	0		ns
50	DIN to OE Delay Time	t dzo	0	_	0	_	0	_	ns
51	Fast Page Mode Read/Write Cycle Time	t PC	40	_	45	_	45	_	ns
52	Fast Page Mode Read-Modify- WriteCycle Time	t PRWC	85	_	93	_	100	_	ns
53	Access Time from CAS Precharge 9, 18	t CPA	_	35	_	40	_	40	ns
54	Fast Page Mode CAS Precharge Time	t CP	10	_	10	_	10	_	ns
55	Fast Page Mode RAS Pulse width	t RASP	_	200000	_	200000	_	200000	ns
56	Fast Page Mode RAS Hold Time from CAS Precharge	t RHCP	35	_	40	_	40	_	ns
57	Fast Page Mode CAS Precharge to WE Delay Time	tcpwd	60	_	65	_	70	_	ns

Notes: 1. Referenced to Vss.

- 2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 - lcc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$, $V_{IL} > -0.5 \text{ V}$. lcc1, lcc3 and lcc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. lcc4 is specified at one time of address change during one Page cycle.
- 3. An Initial pause (RAS = CAS = V_H) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_T = 5$ ns.
- 5. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min.) and V_{IL} (max.).
- 6. Assumes that trcd ≤ trcd (max.), trad ≤ trad (max.). If trcd is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trcd exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If $trcd \ge trcd$ (max.), $trad \ge trad$ (max.), and $tasc \ge taa tcac t\tau$, access time is tcac.
- 8. If trad \geq trad (max.) and tasc \leq taa tcac t τ , access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toff and toez is specified that output buffer change to high impedance state.
- 11. Operation within the trod (max.) limit ensures that trac (max.) can be met. trod (max.) is specified as a reference point only; if trod is greater than the specified trod (max.) limit, access time is controlled exclusively by trac or trad.
- 12. t_{RCD} (min.) = t_{RAH} (min.)+ $2t_{T}$ + t_{ASC} (min.).
- 13. Operation within the trad (max.) limit ensures that trac (max.) can be met. trad (max.) is specified as a reference point only; if trad is greater than the specified trad (max.) limit, access time is controlled exclusively by trac or trad.
- 14. Either trrh or trch must be satisfied for a read cycle.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs (min.) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twos < twos (min.)
- 17. Either tozc or tozo must be satisfied.
- 18. tcpa is access time from the selection of a new column address (that is caused by changing $\overline{\text{CAS}}$ from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
- 19. Assumes that CAS-before-RAS refresh.
- 20. Assumes that Test mode function.




■ FUNCTIONAL TRUTH TABLE

	Clock Input				Add	Address		Input Data		
Operation Mode	RAS	CAS	WE	ŌĒ	Row	Col- umn	Input	Output	Refres h	Note
Standby	Н	Н	Χ	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min.)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min.)
Read-Modify- Write Cycle	L	L	$H \rightarrow L$	$L \rightarrow H$	Valid	Valid	Valid	Valid	Yes*	tcwo ≥ tcwo (min.)
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Н	Х	_	_	_	High-Z	Yes	tcsr ≥ tcsr (min.)
Hidden Refresh Cycle	$H \rightarrow L$	L	Н	L	_	_	_	Valid	Yes	Previous data is kept.
Test mode set Cycle (CBR)	L	L	L	Х	_	_	_	High-Z	Yes	$t_{CSR} \ge t_{CSR}$ (min.) $t_{WSR} \ge t_{WSR}$ (min.)
Test Mode Set Cycle (Hidden)	$H \rightarrow L$	L	L	Х	_	_	_	Valid	Yes	$t_{CSR} \ge t_{CSR}$ (min.) $t_{WSR} \ge t_{WSR}$ (min.)

Note: X: "H" or "L"

^{*1:} It is impossible in Fast Page Mode.



DESCRIPTION


To implement a read operation,a valid address is latched in by the \overline{RAS} and \overline{CAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by \overline{RAS} (trac), \overline{OE} (trac), \overline{OE} (trac) or column addresses (trac) under the following conditions:


If t_{RCD} > t_{RCD} (max.), access time = t_{CAC} .


If trad> trad (max.), access time = taa.


If $\overline{\mathsf{OE}}$ is brought Low after trac,tcac, or tan (which ever occurs later), access time = toea.


However, if either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ goes High, the output returns to a high-impedance state after toh is satisfied.






















Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pin is kept in a high-impedance state.




CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.

WE must be held High for the specified set up time (twsR) before RAS goes low in order not to enter "test mode".



A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{\text{CAS}}$ and cycling $\overline{\text{RAS}}$. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external $\overline{\text{row}}$ address that is required by DRAMs that do not have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability.

WE must be held High for the specified set up time (twsk) before RAS goes Low in order not to enter "test mode".




DESCRIPTION

Test Mode;

The purpose of this test mode is to reduce device test time to one eighth of that required to test the device conventionally. The test mode function is entered by performing a $\overline{\text{VE}}$ and $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of eights bits which are selected by the address combination of RA₁₀, CA₀ and CA₁₀. In the write mode, data at D_{IN} is written into eight cells simultaneously. But the data must be input from DQ₂ only. In the read mode, the data of eight cells at the selected addresses are read back out from DQ and checked in the following manner.

When the eight bits are all "L" or all "H", a "H" level is output. When the eight bits show a combination of "L" and "H", a "L" level is output.

The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 5 ns from the specified value in the data sheet. trc, trwc, trac, trac, trac, trak, tras, tcsh, tral, trwb, tawb, tpc, tprac, tcpa, tracp, tcpwb



A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If, after a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A_0 through A_9 are defined by the on-chip refresh counter. Column Address: Bits A_0 through A_9 are defined by latching levels on A_0 - A_9 at the second falling edge of $\overline{\text{CAS}}$.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

Na	No. Parameter	Symbol	MB814	400A-60	MB8144	00A-70	MB814	400A-80	Unit
NO.	raidilletei	Syllibol	Min.	Max.	Min.	Max.	Min.	Max.	Ollic
90	Access Time from CAS	t FCAC		50	_	55	_	60	ns
91	Column Address Hold Time	t FCAH	30		30		35		ns
92	CAS to WE Delay Time	tfcwd	75	_	80		90		ns
93	CAS Pulse Width	t FCAS	50		55		60		ns
94	RAS Hold Time	t FRSH	50	_	55		60		ns

Note . Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.


■ PACKAGE DIMENSIONS

(Suffix: -PJN)




■ PACKAGE DIMENSIONS (Continued)

(Suffix: -PZ)




■ PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN)



■ PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTR)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753

Fax: (044) 754-3753

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554

Tel: 336-1600 Fax: 336-1609 All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

F9607

© FUJITSU LIMITED Printed in Japan